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Abstract
Particle ﬂow algorithm calorimetry requires high granularity three-dimensional readout. The tight power require-
ment of 40 μW/channel is reached by enabling readout ASIC currents only during beam delivery, corresponding to a 1%
duty cycle. EMI noise caused by current switching needs to be minimized by the power system and this paper presents
ideas, simulations and ﬁrst measurements for minimizing disturbances. A carefully design of circuits, printed circuit
boards, grounding scheme and use of ﬂoating supplies allows current loops to be closed locally, stabilized voltages and
minimal currents in the metal structures.
c© 2011 Elsevier BV. Selection and/or peer-review under responsibility of the organizing committee for TIPP 2011.
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1. Introduction
The next generation of TeV electron-positron colliders are planned to be linear accelerators. The ILC[1]
proposes the use of superconducting RF-cavities operating with an accelerating RF ﬂat top of 1ms followed
by 199ms during which the accelerating RF-ﬁeld is switched oﬀ allowing the superconducting RF-cavities
to cool down. Correspondingly collisions at detectors appear with the same time structure and signals have
to be recorded for only 0.5%˙ of the time.
The physics to be investigated requires that the detectors used have extremely good resolutions and the
ILD-collaboration[2] requires a calorimeter with a jet energy resolution of 30%˙/
√
E jet. The calorimeter
being developed by the CALICE-collaboration, the analogue-hadron-calorimeter AHCAL[3, 4], described
in detail in section 2, uses the particle ﬂow algorithm[5] to achieve this. This requires high granularity
readout in all three dimensions and 60 000 channels are used per cubic-meter, resulting in 4 million channels
in the barrel region alone. However, high channel densities lead quickly to large heat loads which have to
be dissipated. By operating the front end electronics with the same time structure as the accelerator and
implementing power on and standby modes the power budget is reduced by two orders of magnitude and
1Email: peter.goettlicher@desy.de
2https://twiki.cern.ch/twiki/bin/view/CALICE/WebHome
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Fig. 1. Construction of the AHCAL with the main elements of the detection system and electronics: (a) Scintillator tile with a SiPM,
(b) 12×12 tiles mounted to a single readout board, (c) a complete slab for a detection gap composed of 6 readout boards and a control
part, at the moment only the control electronics with one readout board is available for tests and (d) the mechanical structure of a half
octant for the sampling calorimeter with three parallel slabs installed into one detection gap
the limit per channel of 40 μW/channel can be reached, but requires the electronics and their powering
system to cope with non stable current consumption. Initial ideas and measurements of how this can be
achieved are described in sections 3-6.
2. The analogue hadron calorimeter (AHCAL) for ILD and the need of power cycling
The analogue hadron calorimeter (ﬁgure 1) is designed to measure the energy of hadronic particles
entering the calorimeter by sampling the subsequent shower evolution and using amplitude and shape in-
formation to derive the energy. Additionally the sample information is used to identify components with
electromagnetic, hadronic or muon-like character within the hadronic shower. For the barrel part of the
hadron calorimeter this will be realized by a repeating longitudinal sampling sandwich structure of 12mm
planar stainless steel plates surrounding the beam axis as an octagon, 3mm thick scintillators and 2.5mm
space for a layer of electronics. Scintillator layers are segmented into 3×3 cm2 large tiles and light is col-
lected by a wavelength shifting ﬁber and guided to a SiPM[6, 7], the output of which is connected via a
printed circuit readout board to an ASIC[8]. Each 36×36 cm2 sized readout board handles 12×12 tiles. Flex
leads are used to build up 2.2m long structures, called slabs, by daisy chaining 6 readout boards and a con-
trol board at the service connection end, where maintenance is possible and where cooling will stabilized the
stainless steel structure. By mechanical design the heat of the control board is kept away from the sensitive
SiPM’s. The SiPM signal stability required is achieved by regulating the temperature to within 0.5K. By
installing three slabs side-by-side, a detection layer with 2600 channels will be built up for each half-leg of
a calorimeter octant.
To keep the calorimeter design homogeneous and simple no cooling is foreseen within the readout or
stainless steel absorber layers and heat generated by the active components is transported, by the stainless
steel structure, to the service end. The longitudinally distributed electronics and SiPMs components within
each layer lead to a temperature gradient within the stainless steel structure. The temperature is lowest at
the service end and increases in the direction of the symmetry plane at z=0 cm where the interaction point is
located. Numerical calculations performed[9] using a simpliﬁed geometry and experience gained with the
HES detector at the ZEUS experiment[10] indicate that no signiﬁcant heat ﬂow exists between sandwich
structures via the air gaps, which are too large to conduct the heat but too small for building up streaming
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Fig. 2. Geometric proﬁle of the temperature within the AHCAL: (a) Geometrical approach for the calculation and (b) the calculated
temperature proﬁle and its time dependence after start of the heating with 40μW/channel (9 cm2).
air. For AHCAL that means that in the radial direction around the beam pipe no heat is transported and
the barrel octagon can be approximated as a cylinder with heat ﬂow along the z-axis parallel to the beam
pipe. This observation allows the heat ﬂow, Q, to be calculated using a diﬀerential equation with time and z
dependence as described in [9]. The numerically calculated temperature variation along the steel structure
after various heating periods is shown in ﬁgure 2 assuming the plate is heated homogeneous with a mean
value of 40 μW/(3cm)2, that the temperature is stabilized by cooling at the service end, and that no heat
is transported towards the symmetry plane (z=0 cm). For long periods the variation remains below 0.5K
demonstrating the need to keep the power consumption low and the use of the factor 100 oﬀered by power
cycling, even if the later reduces the measurement time for non-collision events and requires additional
design eﬀort within the electronics and its power system.
The behavior of the AHCAL power system is determined from contributions of all electronics blocks,
see ﬁgure 3, whether active (ASIC, SiPM, external power supply, etc.) or passive (layer readout boards,
cables, etc.). In the following four sections the decisions made regarding block design and the impact of the
decisions on system performance are described.
3. ASIC
The AHCAL ASIC, a SPIROC, performs all processing of the SiPM signals including amplifying, stor-
ing , digitizing and transmitting the data. Details of the functionality are described in [8]. The important
property for minimizing the power is, that with a few control lines the diﬀerent functional blocks can be put
into a low power state, when they are not needed (Figure 3). most of the current is needed less than 1%˙ of
the time. The current sources of the power hungry fast ampliﬁers are enabled shortly, before the bunch trains
are delivered by the accelerator ILC. Immediately after the last expected bunch they are disabled again. A
capacitive storage area is switched on at the same time to store detected pulses. This is kept powered for a
few milliseconds longer allowing an ADC to digitize the stored charges. After that the complete analogue
part is put into a sleep mode. Now only the digital part is needed to transfer the data to electronics at the
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service end, where higher power availability and active cooling allow faster digital electronics to multiplex
the data of a full layer to a single data line and later even for a half-octant to a single high speed optical ﬁber.
By that the ASICs are the actors in the concept for switched power provision and consumption. Their
own circuits change the current ﬂowing through them. The surrounding board level electronics and further
away systems have to stabilize the supply voltage.
The shape of the current consumption of the ASIC was measured with magnetic coupled probes at
single pins of an ASIC (ﬁgure 4). The supporting printed circuit board (PCB) and electronics provide the
currents in a suﬃciently wide frequency range, but the measured pulse shapes are inﬂuenced by the bandpass
behavior of the used magnetic probe. Also the presence of the probe nearby a pin changes its impedance and
shifts some current to other pins used for the same supply voltage. This somewhat limited measurement is
suﬃcient to demonstrate that the current switches with the expected behavior. With a slow probe (ﬁgure 4a)
the amplitude per pin roughly reaches the expected value for a total step of 40mA/ASIC. The following slow
current fall oﬀ is an artifact caused by the high pass coupling between pin and probe. The measurement with
a fast probe (ﬁgure 4b) shows, that the high frequency component contains a large fraction of the edge of
to current step. These measurements demonstrate that the printed circuit board electronics deal with a wide
frequency band reaching well into the few 100MHz range. The expected current step scales for a calorimeter
layer with the number of ASICs to 3A/layer. Therefore a charge of 3mC is required during each bunch train.
For these two reasons it is recommended to close the current loops near to the switching consumers and to
provide eﬀective charge storage at distances adequate for the diﬀerent reaction times. This reduces the risk
of disturbing electromagnetic interferences because of two reasons. First the common mode fast changes of
the voltages are limited to small regions and their amplitudes are kept small. Second the current loops get
very small avoiding transformer like couplings.
4. Front end ASIC and SiPM printed circuit board (PCB)
The calorimeter has to be compact to keep the showers small and not to enlarge the required radius of the
surrounding magnet[11]. Mechanical support of scintillators is therefore provided by the ASIC electronics
PCB. Designing the PCB as a multilayer board with a pair of nearby power and ground planes, separated just
by dplane=50 μm of FR4-material, generates a good capacitor for the high frequency range with a capacitance
of ≈ 60 pF/cm2 (ﬁgure 5). Its contribution to a 36×36 cm2 sized readout board was simulated with PSPICE
and VHDL-AMS[12] by replacing each area of Acell=1 cm2 by a two dimensional delay line and taking the
resistivity of 17 μm thick copper layers into account. The capacitance Ccell is the capacitance of two parallel
plates, while the inductance Lcell can be calculated from the transit times of a one dimensional wave:
Ccell = ε0εr
Acell
dplane
, Lcell =
1
c2lightε0
dplane, εr(FR4) = 4, clight = 3 · 108 ms , ε0 = 8.9 · 10
−12 As
Vm
(1)
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The result of the simulation, curves ” PCB-alone” in ﬁgure 5, shows that the PCB provides a good capacitive
like behavior, up to ≈50MHz. The PCB alone supports the ASICSs already with an impedance below1Ω
from 5MHz to 1GHz. Due to the granularity of 1 cm =ˆ70 ps used in the simulation results for higher
frequencies than corresponding to a tenth of the wavelength ≈1/(10×70 ps)= 1.5GHz cannot be trusted.
For the lower frequencies, up to a few 10MHz, the charge storage can be provided by ceramic capac-
itors positioned onto the board to avoid standing waves. Capacitors with X7R material have been chosen
because of their broad capacitor to inductor changing region. Parallelizing diﬀerent capacitors, combined
with the layer system of the PCB, generate a wide frequency range of low impedance ( <0.1Ω) and phase
shifts between currents and voltages, which dumps starting oscillations. For the very low frequencies a few
tantalum capacitors are added to the board. These are available with thin housing for capacitances of 33 μF
and do not increase the total thickness of the electronics layer, whilst lowering the impedance to 0.1Ω for
the frequency range from 1 kHz to 1MHz.
This design produces a low impedance system (0.1Ω) where resonance dumping behavior is reached
for frequencies above 10 kHz. At lower frequencies the charge storage needs further support which can be
installed further away, e.g. at the service end of the 2.2m long slab (see ﬁgure 1), as the reaction time can
be larger. For the few 100MHz range the resonances seen in the simulation are expected to be smeared out
by the partial resistance like load of the current consumers, like the ASICs which are not yet included into
the study.
5. Service end electronics and charge storage
At the service end more space and cooling is available for the control electronics. As illustrated in
ﬁgure 6a this opportunity can be used to install a capacitor bank, C2, which is discharged during the bunch
train delivery. The front end voltage is stabilized by using a regulator. Since the reaction time of voltage
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regulators is limited, they are supported by an external FET transistor and a capacitor at its output (LT1575
with IRL3714). The input capacitor, C2=3.4mF, is a compromise with respect to the space required, a few
cm2, and to the additional heat production because the input voltage has to be increased by the voltage
reduction of 0.6V at C2 during a bunch train. With the prototype electronics currently available a reduced
setup has been connected, see ﬁgure 6b. The voltage stability at the ASIC for the SiPM readout has been
measured to be 4mV (ﬁgure 6c). Extrapolation to a full layer taking into account the higher current and
the additional resistance of the interconnects suggests that the voltage step will be less than 80mV. The
measurement also shows that the voltage stabilizes within a few microseconds, allowing the ASICs to switch
the current sources on a very short time before the train starts. Additional tests of repositioning the tantalum
capacitors from the front end to the control board or omitting them completely demonstrated that the best
performance is reached by having them at the front end.
The voltage drop will appear on the ground and the power plane. As a layer has an area of 2m2 and has
to be kept thin, a fairly large capacitor is generated from the ground layer and the stainless steel forming
the protection earth system (PE) with a 13 nF for a distance of 1.3mm (ﬁgure 6a). It is therefore important
to keep the rise and fall times slow. In a setup containing the described PCB, distributed capacitors on the
readout boards and a voltage regulator at the service end 150 ns (ﬁgure 6) are measured.
The worst case scenario 80mV voltage change on the GND-side, induces a current of 2mA/layer into
the local PE. Since the analogue circuitry from the SiPM to the ASIC is noise sensitive and deals with 105 to
106 electrons only, a local ground connection between electronics ground and PE is needed, but only at one
point because the switched currents are large, 2A/layer, and should not appear in the PE. Since the induced
currents are already kept low and slow by the design of the front end PCBs, it should be possible to chose an
easy connection point at the service end of the layer and to tolerate the 5 ns travel time to it, see ﬁgure 6a. To
really guide the current back at that connection a low impedance wiring is needed, but can only be veriﬁed
after full scale prototypes are available.
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6. Cabling and power supplies
Since the connection to the environmental ground (PE) is deﬁned at the beginning of the layer and the
consumed current ﬂuctuates with the bunch structure of the accelerator, special care has to taken that large
currents are not induced into foreign systems by capacitive coupling, nor large currents loops build up and
overlap with own or foreign subsystems. The same risk appears if the currents are introduced into the PE or
are not guided parallel to the supply cable. This requires slow slopes in voltages and currents, low couplings
by capacitance and by inductance, and a good nearby return path for each current.
Since the last component for the functionality of the layer electronics was a capacitor with a voltage
change during the train (0.6V), see ﬁgure 6, the cable should only be connected with a reasonable impedance
to that capacitor. Figure 7 demonstrates with a PSPICE/VHDL-AMS simulation[12] the current in the cable
and the induced currents depending on the time constant of an RC-ﬁlter between the cable and the capacitor
for charge storing. The power supply was introduced as a voltage source without stray-eﬀects to the PE.
Therefore the simulation is idealized with compensating currents in the supply and return line. The major
eﬀect is caused by common mode voltage changes due to the diﬀerent couplings of supply and return line
at the control electronics and capacitive coupling of the cable to the metal support, which is needed to guide
currents induced by non ideal cable into the environment. The capacitance was measured for a simple cable,
3×1mm2, to be 70 pF/m taped to a metal plate, which is a typical value for cables (ﬁgure 7a).
To estimate the importance of the induced current one has to account for the 1500 layers in the real
barrel calorimeter. The simulation of the induced current (ﬁgure 7d) shows that with the ﬁlter one order of
magnitude in the total amplitude can be gained. For the simulated main signal path the induced current is
very low, one has to keep in mind that all parasitic couplings have been omitted. Therefore this reduction
of sensitivity might be needed and realistic EMI-ﬁltering is foreseen by installing an input ﬁlter with a long
time constant.
The impact for such a powering scheme on the choice of power supply requires that galvanic isolation
per channel is needed and that a low coupling to the PE-system would be preferred (whilst keeping its own
EMI-impact small). Ideally the layers would remain individually connected to power supply channels and
only at the service end bridged to the PE by a low inductance wiring. Minimizing the space requirement
whilst ensuring cables remain installable requires techniques for collecting the wires from a set of layers
into a common cable. Combining layers has the advantage that fewer wires to the outside infrastructure are
required with a corresponding reduction in the number of power supply channels. Disadvantages are that
layers are coupled, impedances of the SiPM to surrounding PE increases and connectors have to be rated for
the high current of the group. This concept requires a large number of low power isolated power channels
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from multi-channel supply instruments or fewer with ferrite decoupled channels located outside the main
magnetic ﬁeld of the ILD.
7. Summary and outlook
First measurements and simulations show that the use of a multilayer PCB structure populated with
groups of capacitors allows the fast components from the current switching of the ASIC to be absorbed
locally. The total charge for handling a bunch train at ILC can be provided by a voltage regulator and
capacitors mounted at the cooled service end of each readout layer. Since the SiPM readout is the most
sensitive part in the system electronics ground and the surrounding PE-ground of the steel structure should
be connected near to the layer. With the limited space and accessibility it is proposed that the connection
be made at the service end of the layer with a short low impedance wire and allowing for slow changes
of the voltage between the grounds along the layer. Extrapolations of the tests with a single readout board
shows that the supply voltages can be kept stable within 80mV and well stabilized before the train starts.
Small currents will be introduced into the stainless structure (2mA/layer). Most of which will ﬂow back to
the nearby connection point of PE-ground and electronics ground. The impact on the design of the power
supply system in the electronics rooms are that multi-channel galvanically isolated supplies are required.
As a compromise grouping a few channels together with a reasonable large impedance might be possible.
For the connection cables a solution has to be found which keeps the cabling well sorted within a minimum
on space. Multi wire cables, from which the wires split at the end to the layers, are a technique which looks
promising.
Today only individual components of the ﬁnal system are available, consequently a lot of tests will have
to be done whilst the system is growing and when combined with other sub-detectors. Additionally simula-
tions and estimations will have to be proven, when the systems gets available. Combining the requirements
on the electronics with the constrains from others will lead to compromises requiring proving and testing.
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